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Abstract 
Time Division Multiplexing has been employed for decades in backbone networks.  However, time channels have yet to be 
switched in the optical domain. The conventional time-switching method is to convert a signal from the optical to electrical 
domains before the switching operation is performed using electronic timeslot interchangers (TSI).  Many proposed photonic 
timeslot interchangers (PTSI) have been published, but they are yet to be commercialized.  One proposed model1 claims to 
perform PTSI without blocking under a given component-count, but the claim was not verified or proven.  This paper describes a 
simulation of that proposed model and verifies their claim.  However, this paper proves that the originally-assumed component-
count was over-estimated. 
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1. Introduction 
Optical communication systems provide reliable, fast, high-bandwidth data transport.  The fastest data rate to 
date, using a single laser over a single-core fiber, is 101.7Tb/s, reported by NEC in 2011.2  In 2012 NEC and 
Corning Inc. reported 1.05 Pb/s (Peta-bits/second) using multiple lasers over a multi-core fiber.3  However, fibers 
are yet to be efficiently utilized.  Fibers have been shared in the wavelength domain using wavelength division 
multiplexing (WDM) to increase their utilization. In WDM, optical beams are transmitted simultaneously in parallel 
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without interference on a single fiber.4,5  The enormous data rate per fiber (10-100 Gb/s) is suitable for backbone 
networks, Internet service providers (ISPs), etc.  However, from the end users’ perspective, there is no application 
that could fully utilize a single fiber or WDM channel unless using very narrow channels.  One solution to increase 
channel utilization is sharing a channel in the time domain, known as time division multiplexing (TDM). 
In TDM, the medium is sliced into slots (also called “timeslots,” “cells,” or “packets”) which may have fixed 
duration or variable duration.  In these systems, timeslots are usually grouped (logically) into frames.  This paper 
focuses on synchronous networks with timeslots grouped into frames.  TDM networks have been efficiently used in 
electronic networks.  However, without random access memory (RAM) in optical communication systems, optical 
channels are not switched using photonic technology.  Instead, they are converted to electronic signals before being 
switched and then converted back to optical signals for transmission, in a process known as Optical/Electrical/ 
Optical conversion (O/E/O).  
O/E/O conversion is a good mitigation mechanism to overcome the absence of photonic RAM.  However, digital 
electronics cannot handle very high data rates and the conversion process has an associated bit error rate, which 
reduces overall system reliability and throughput.  Hence, several architectures have been proposed to provide time 
switching using photonics technology. 6–12   
Photonic timeslot interchange (PTSI) or “optical time switching” is the process of switching one timeslot with 
another.  If “frame integrity” is required, as assumed in this paper, timeslots cannot cross the frame boundary.  Since 
storing a light beam is not an option, delaying a light beam is one available option that could make time switching in 
the optical domain possible.  Light is delayed in a long fiber when a light beam travels inside it for a certain time 
duration.  Such a fiber is known as a fiber delay line (FDL).  PTSI modules using FDLs can be built using two 
methods: feedback (FB-FDL) and feed-forward (FF-FDL).1 FB-FDL modules provide barely adequate signal-to-
noise ratio (SNR),13 however FF-FDL modules provide better SNR.14  The process of interchanging timeslots using  
FF-FDL modules is described in great detail in.1,15 There have been several proposed PTSI architecture that uses FF-
FDL. Most of them assumes that the process of interchanging takes place at a switch in a backbone or metro 
network. However in the cloud world, data centers have been focusing on optical TDM switching within data 
centers.16 A recent published  study was focusing on the process of interchanging timeslots at the source node using 
FF-FDL with different interchanger architecture.17 The study was aimed to reduce the probability of blocking while 
adding extra FDL. On the other hand, our study aimed to reduce the number of delay lines while maintaining zero 
probability of blocking.  
Regardless of the number of frames, assuming S timeslots per frame, the maximum delay required occurs when 
switching the first timeslot (TS0) with the last timeslot (TSN-1).  Since the output timeslot occurs in the next frame, 
every frame must be delayed by one frame duration, while every timeslot is delayed based on the time switching 
assignment.  Hence, the maximum delay in a frame with S timeslots is given by: 
 max 2 1D S  . (1) 
So, the number of FF-FDL stages (K) required in a single delay module is given by: 
  2 maxK Log Dª º « »  (2) 
where the FDL in the Kth { 0 ≤ K ≤ K-1} stage should provide a delay given by:  
                                                             2KK DurD xT  (3) 
TDur is the timeslot duration, which is related to the data rate in bits/second (R) and the timeslot size in bits (Ssize): 
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The length of the fiber (L), in meters, required to delay a single timeslot depends on the timeslot duration (TDur) and 
the fiber’s index of refraction (IoR) as given by: 
 
83 10 ( )Dur
xL T
IoR
   (5) 
Building a delay element (DE) depends on Equations (1) through (5).  For example, assuming S = 4, then Dmax 
= 7. The number of delay stages in the DE is 3 and each stage must have delay of 1, 2 and 4, respectively. Assuming 
the size of each timeslot is 100 bits and the data rate is 10 Gb/s, then the duration of each timeslot would be 100 ns. 
Assuming IoR = 1.5,   the length of stages 1, 2, and 3 are 20 m, 40 m and  80 m, respectively.  Fig. 1, represents a 
single DE for S = 4.  
 
Fig.  1. Delay element for S = 4 timeslots per frame 
 Building a PTSI was thought to require a number of parallel DEs equal to S.  Each DE is connected with 
splitters at the ingress side (left) and combiners at the egress side (right).  Every two DEs are connected to one 
splitter and one combiner. Every two splitters, each with an unused input port, are connected to a splitter. A similar 
procedure is applied at the egress side with combiners.  Thus, splitters form a binary tree at the ingress side, while 
combiners form a binary tree at the egress side.  Fig. 2 is a complete PTSI for S= 4.  Details about the module are 
presented in Section 3.  
 
Fig.  2. A complete PTSI for S = 4 timeslots per frame 
2. Study Objective 
The first PTSI based on FF-FDL was published and described by Thompson,1 that paper implies that the required 
number of DEs to ensure that switching is non-blocking is equal to the number of timeslots per frame.  However, 
this implication has never been proven by simulation or analysis.  Removing a single line would reduce the cost of 
implementation as well as the footprint size of the timeslot interchanger.  This paper examines this hypothesis by (i) 
modeling and simulating the proposed PTSI and (ii) simulating every possible time switching assignment (brute 
force) for 2, 4, and 8 timeslots per frame.  In this study, the physical layer of all components is ignored. 
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3. Simulation Model 
Figure 2 illustrates a PTSI for S = 4. The number of DEs = S, as implied in Thompson’s proposal.1  Such a PTSI 
could be a component in a photonic space-time switching fabric.  This section describes its modules, channels, and 
signals.  Figure 2 presents seven different types of modules: 
1. Optical Source: This module is responsible for generating timeslots.  In reality, this module could 
represent a node such as a (user, computer, server, etc.) or a fiber connected to the ingress port.  The number 
of timeslots per frame is a power of 2, so 1, 2, 4, 8 ... etc. timeslots are logically grouped into frames.  The 
source logically repeats the frames after a preset number of frames. 
2.  Optical Sink: This module is responsible for collecting information and building the statistics of the 
simulation.  In reality, this module could represent a node or a fiber connected to the egress port of the fabric. 
3. Controller: This module is the brain of the fabric.  The controller does the following: 
 It distributes essential information to every module in the fabric, including: 1) number of timeslots, 2) 
number of frames, 3) timeslot size 4) data-rate , 5) timeslot duration, and 6) guard time. The guard time 
placed before every timeslot equals 10% of the timeslot duration. 
 It is responsible for keeping the system synchronized by sending switching signals to change the state of 
every switch, splitter and controller. 
 It initializes the PTSI’s path database.  For a given delay Di, where i is the delay index (i = 1, 2 … Dmax), 
there are S paths available in which a timeslot can be delayed.  Hence the total number of available paths 
(Pall) is given by: 
 
max
max
1
.
D
allP S S D  ¦   (6) 
 It defines timeslot switching assignments (SWA).  A brute-force SWA has (S!) switching assignments 
per frame if we assume the assignments apply to every frame (F).  Hence, the total number of SWAs is 
given by: 
 !SWA FxS        (7) 
However, if we assume every frame has an independent SWA, the total number of SWAs depends on 
the number of frames (F), as given by: 
 ( !)FSWA S       (8) 
4. Optical Fiber Delay Lines: Since this study does not focus on the physical layer of any module, OFDLs are 
assumed to be First-in-First-Out (FIFO) queues with queue length equal to 0 and service time equal to TDur.  
The delay through a series of OFDLs = K(TDur), and such an OFDL series can be represented as a FIFO queue 
two ways: 
 Case 1:  as a single queue with service time equal to K(TDur) and queue size equal to 0.  In this case only 
one timeslot can occupy the entire stage. 
 Case 2:  as K queues connected in series, where each queue’s service time is (TDur).  Any stage could 
hold K timeslots, one in each queue.  Assuming more than one timeslot may occupy an OFDL stage, 
such that each timeslot is separated by the next by guard time, Case 2 is the optimum option. 
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5. Optical Switches: Each switch is a 2 x 2 device (called “active switch”) that could be switched into one of 
two switching states: BAR and CROSS.  In the BAR state, every timeslot arriving at input port x exits from 
output port x. while in the CROSS state, if a timeslot arrives at input port x, it exits from the opposite output 
port, and vice versa. The idle state of the switch, “state 0,” is assumed to be the BAR state. Although real 2 x 
2 photonic switches can switch signals on both inputs to both outputs simultaneously, this first generation of 
the simulator prevents this scenario, which may have affected our results. 
6. Optical Splitters:  Each splitter is a 1 x 2 active switch, with one input port and two output ports. This 
module has two states: BAR and CROSS.  In its BAR state, the entering timeslot exits at output port 0; in its 
CROSS state, it exits at output port 1.  
7. Optical Combiners: Each combiner is a 2 x 1 active switch, with two input ports and one output port.  This 
module blocks if two timeslots arrive at the input ports simultaneously or if a timeslot arrives when the 
combiner is not set to the right state.  In its BAR state, the timeslot at input port 0 exits the module; in its 
CROSS state, the timeslot at input port 1 exits the module.   
In addition to the modules in Fig. 2, there are two types of channels:  control channels and data channels:  Control 
channels which are not visible in Fig. 2, are bidirectional channels that connect every module in the fabric with the 
controller and carry control signals. Data channels are unidirectional channels that connect modules with each other.  
The data (carried in timeslots) travels from the source to the sink (left-to-right) only.  
4. Simulation Procedure 
 
Fig.  3. Select path algorithm    
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This section describes how the simulation works in detail. Every simulation has 2, 4, or 8 timeslots per frame 
(this section continues the previous example of S = 4) and has two consecutive frames sent from the source to the 
sink.  Assuming frame integrity, this study has two cases: 
In Case 1 (static), the source generates two frames, where each contains S timeslots.  Since each frame has the 
same switching assignment for its timeslots, the total number of switching assignments is given by Equation (7). 
In Case 2 (dynamic), consecutive frames have different switching assignments.  Thus, the total number of 
switching assignments is given by Equation (8).  
When the simulation starts, the controller broadcasts session information to every module in the PTSI.  After 
each module receives its broadcast control signal, it sends its module information back to the controller.  The 
controller assembles this information from all modules into a database.  Then, the simulation uses a graph traversal 
algorithm to find the available paths from the source to the sink. At simulation time tsim = 0, the controller requests 
the switching assignment from the simulator kernel.  Then, the controller computes the delay required for T0 to be 
switched to Tout in the next frame.  After that, the controller asks the select path algorithm, shown in Fig. 3, to select 
a path that satisfies the required delay.  Since this algorithm is not optimized yet, it is not described here in greater 
detail.  When it is optimized, in the second-generation simulator, we may get better results.  The algorithm returns 
the optimum switching control index.  The controller creates a switching control signal for each module and inserts 
it in each module’s queue in order based on the start holding time.  At tsim + guard time, the controller sends, if and 
only if, tsim= start holding time.  At tsim + guard time + TDur, the source sends the first timeslot to the switches that 
are now preset to the desired state.  At tsim + guard time + TDur + guard time, the controller repeats for the next 
timeslot.  The controller is synchronized with every module in the PTSI to keep track of every frame and every 
timeslot’s beginning and ending.  The simulation stops after the source transmits every frame with its timeslots. 
5. Results 
The simulator produces outputs for the static and dynamic cases of switching assignment.  This paper presents 
the three most interesting results so far.  
 
Fig.  4 Percentage of timeslots arriving at each DE under static (light color) and dynamic (dark color) switching assignments for S = 4 timeslots 
per frame 
53 Luai E. Hasnawi and Richard A. Thompson /  Procedia Computer Science  34 ( 2014 )  47 – 54 
S = 4, Static: Fig. 4 presents data for the static and dynamic cases.  In Fig. 4, the horizontal axis represents four 
values, one value for each DE as it appears in Fig. 1.  The vertical axis in Fig. 4 represents the percentage of 
timeslots that pass through the each DE.   
After validating that every timeslot sent from the source was received by the sink (no blocking occurred), Fig. 4 
shows that only two DEs (not S = 4 as previously thought) are required to switch timeslots without blocking.  In 
other words, we can remove two DEs, and four splitters and four combiners, from the block diagram in Fig. 2, and 
still switch every timeslot without blocking.  If XS = the minimum number of DEs required for static non-blocking 
PTSI, is there a function, fS(), such that is XS = fS(S)?  Since 2 timeslots require 1 DE, and 4 timeslots require 2 DEs, 
could fS(S) be no more interesting than S/2? 
S = 4, dynamic.  In the dynamic case, where consecutive frames have independent switching assignments, the 
number of simulation runs equals (4!)2 = 576. Fig. 4 also shows the percentage of total timeslots (576 x 8 = 4608) 
that pass through each DE. For S = 4, we see that the non-blocking PTSI for the dynamic case needs 1 DE more 
than in the static case, but 1 less than S = 4 as previously thought.   So, with only 2 DEs, this PTSI would be non-
blocking for static assignments and have probability of blocking (Pb)= 4/576 = 0.7% for dynamic assignments.  But, 
if we assume that all four timeslots would never be reassigned in the same frame transition, the third DE would 
never be needed. 
S=8, static.  As discussed earlier, only the static switching assignment is simulated in this paper for S = 8.  Fig. 5 
shows the percentage of total timeslots that pass through each DE in a static-case PTSI that handles S = 8 timeslots 
per frame.  In this case, the figure shows that only 3 DEs are required to switch every possible switching assignment 
without blocking.  So, fS(S) is more interesting than S/2; but could it be log2(S)?  Since only 0.2% of the static 
assignments require the third DE and our first generation simulation program is not optimized yet, it is possible that 
the next generation of the simulation program may show that fS(8) = 2.  
 
Fig. 5 Percentage of timeslots arriving at each DE using a static switching assignment for S = 8 timeslots per frame. 
6. Conclusion 
In this study, we simulated a Photonic Timeslot Interchanger composed of FDLs that use the “feed-forward” 
design. The purpose of this study was to investigate the seminal article’s implication that the number of DEs 
required in a non-blocking PTSI is equal to the number of timeslots per frame.  This paper showed that the implied 
inequality is sufficient, but it is much more than necessary.  Reducing the number of DEs results in reducing the cost 
of the PTSI (including splitters, switches, combiners and fiber delay lines).  In addition, the footprint of the optical 
interchanger could be reduced. 
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7. Future Work 
The select-path algorithm has already shown a reduction in the number of required DEs while maintaining zero 
probability of blocking.  However, Fig. 4 shows that less than 1% of the timeslots were switched to the third 
required DE.  Similarly, in Fig. 5 only 2% of the timeslots were switched to the third DE.  In the near future, we are 
going to improve our algorithm to switch this small amount of traffic to one of the busy DEs.  The expected impact 
of this improvement is addition reduction on the required number of DEs. Lastly, we are going to analyze some 
physical layer parameters such as power budget and crosstalk.  
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